

## METHODS OF FORMING MIM TYPE CAPACITOR STRUCTURES USING LOW TEMPERATURE PLASMA PROCESSING

### CROSS-REFERENCE TO RELATED APPLICATION

5           This application claims priority to Korean Patent Application No. 2003-29368, filed on May 9, 2003, in the Korean Intellectual Property Office, the content of which is incorporated herein by reference in its entirety.

### FIELD OF THE INVENTION

10           The invention relates to methods of manufacturing a capacitor of an integrated circuit, and more particularly, to methods of manufacturing metal-insulator-metal type capacitors.

### BACKGROUND

15           As the density of integrated circuit (*i.e.*, semiconductor) devices increases, the design rule associated therewith may decrease accordingly so that the area occupied, for example, by a memory cell in an integrated circuit memory device may be reduced. In a dynamic random access memory (DRAM), a capacitor in a memory cell may occupy a relatively small area but may still need some level of capacitance to  
20           allow data to be stored and retrieved. Accordingly, reductions in the margins associated with manufacturing of memory cells may influence the design of capacitors used in the respective memory cells.

          It is known to employ a variety of 3-dimensional shapes for lower electrodes to reduce the size of capacitors so that a predetermined capacitance can be  
25           maintained. For example, it is known to form cylindrically shaped lower electrodes and capacitor-over-bit line (COB)-type cylindrically shaped lower electrodes along these lines:

          Meanwhile, various techniques have been applied to increase capacitance per unit area. For example, some conventional metal-insulator-semiconductor (MIS)  
30           capacitors use a SiO<sub>2</sub> dielectric layer, where the thickness of the dielectric layer is reduced, but the overall effective surface area of the electrode is increased by using a 3-dimensional structure. However, as the density of integrated circuit devices has increased, the use of SiO<sub>2</sub> layers may reach some technical limit. It has been proposed to form MIM capacitors with electrodes of metals having a relatively large

work function, such as TiN and Pt, to address the potential limits of the above approach (to MIS capacitors). In these types of MIM capacitors, a metal oxide having a high affinity for oxygen is usually used as a dielectric layer. For example, it is known to use a metal oxide of Ta<sub>2</sub>O<sub>5</sub>, Y<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, Nb<sub>2</sub>O<sub>5</sub>, TiO<sub>2</sub>, BaO, SrO, and BST, to form a dielectric layer of an MIM capacitor. It is also known to use HfO<sub>2</sub>, which has a high dielectric constant (*i.e.*, high-k ) of about 20 to 25 and a high band gap, as a dielectric layer. Unlike other high-k dielectric layers, an HfO<sub>2</sub> layer may provide relatively good reliability and stability for dielectric materials in capacitors in integrated circuit memory devices.

In some conventional methods of forming a capacitor, a HfO<sub>2</sub> dielectric layer is formed on a lower electrode and thermally treated at a high temperature of about 550 degrees Centigrade or greater, to treat oxygen deficiencies or defects in the HfO<sub>2</sub> dielectric layer. However, a lower electrode may be oxidized during the high-temperature thermal process, which may result in reduced capacitance. Also, the thermal process may cause an increase in leakage current due to structural stress and an increase in contact resistance. Furthermore, if a capacitor dielectric layer in a highly integrated circuit memory device is thermally treated at a high temperature other structures, such as a transistor, may be seriously damaged.

Also, when an MIM capacitor is conventionally manufactured, an upper electrode may be formed using a Cl-containing source gas, such as TiCl<sub>4</sub>. However, a MIM capacitor of this type, which also includes a HfO<sub>2</sub> dielectric layer, may have increased leakage current.

## SUMMARY

Embodiments according to the invention can provide methods of forming metal-insulator-metal (MIM) type capacitor structures in integrated circuit memory devices using low temperature plasma processing. Pursuant to some embodiments according to the invention, a metal-insulator-metal type capacitor can be formed in an integrated circuit memory device by crystallizing an HfO<sub>2</sub> dielectric layer on a lower electrode of a capacitor structure in a low temperature plasma treatment at a temperature in range between about 250 degrees Centigrade and about 450 degrees Centigrade. An upper electrode is formed on the HfO<sub>2</sub> dielectric layer.

Low temperature plasma processing may enable the upper electrode to be formed without seriously degrading a lower structure (such as a lower electrode

formed of a material that may be otherwise susceptible to high-temperature processing). Also, low temperature plasma processing may avoid or reduce leakage currents of the capacitor using the  $\text{HfO}_2$  dielectric layer. Further, if an upper electrode is formed using a Cl-containing source, the dielectric characteristics of the  $\text{HfO}_2$  dielectric layer may remain adequate so that the leakage current characteristics may be acceptable, whereas the capacitance can be provided to the level needed to provide a functional memory cell.

In some embodiments according to the invention, the  $\text{HfO}_2$  dielectric layer is crystallized in a range between about 350 degrees Centigrade and about 450 degrees Centigrade. In some embodiments according to the invention, the upper electrode is formed using a metal source containing halogen or an organometallic compound, or a combination thereof.

In some embodiments according to the invention, forming the upper electrode using a metal source further comprises forming the upper electrode using a metal source containing Cl. In some embodiments according to the invention, the  $\text{HfO}_2$  layer 50 is crystallized in the low temperature plasma atmosphere including an N gas. In some embodiments according to the invention, the  $\text{HfO}_2$  layer 50 is crystallized in the low temperature plasma atmosphere including  $\text{NH}_3$  gas or  $\text{N}_2\text{O}$  gas or  $\text{N}_2$  gas or combinations thereof.

In some embodiments according to the invention, metal-insulator-metal type capacitor structures in an integrated circuit memory device are formed by forming a buried contact plug in a first interlayer dielectric layer on a substrate. A silicon nitride layer and a second interlayer dielectric layer are formed on the buried contact plug. A buffer buried contact plug is formed in the silicon nitride layer and in the second interlayer dielectric layer to contact the buried contact plug. A high density plasma layer, a silicon nitride layer, a protection layer, and an insulating layer are sequentially formed on the buffer buried contact plug to form a cover layer. A portion of the cover layer is removed to form a hole to expose at least a portion of the buffer buried contact plug.

A conductive layer is formed in the hole and outside the hole on the insulating layer using a Cl source metal. A sacrificial layer is formed on the conductive layer inside and outside the hole. A portion of the of the sacrificial layer outside the hole is removed to expose the insulating layer. The insulating layer is removed from around the conductive layer to form a lower electrode for the capacitor. An amorphous  $\text{HfO}_2$

dielectric layer is formed on the lower electrode. The amorphous  $\text{HfO}_2$  dielectric layer is crystallized on the lower electrode in a low temperature plasma atmosphere including  $\text{NH}_3$  gas or  $\text{N}_2\text{O}$  gas or  $\text{N}_2$  gas or combinations thereof in temperature range between about 350 degrees Centigrade and about 450 degrees Centigrade to provide  
5 a crystallized  $\text{HfO}_2$  dielectric layer. An upper electrode is formed on the crystallized  $\text{HfO}_2$  dielectric layer using a halogen-containing metal source or an organometallic compound source or a combination thereof.

#### BRIEF DESCRIPTION OF THE DRAWINGS

10 FIGS. 1A through 1I are cross-sectional views illustrating method embodiments of manufacturing capacitors in an integrated circuit memory device according to the invention.

FIG. 2 is a graph showing X-ray Diffractometer (XRD) data, indicating whether an  $\text{HfO}_2$  layer (processed in a plasma atmosphere) crystallization according  
15 to some embodiments of the invention.

FIGS. 3A and 3B are graphs showing the leakage current characteristics of capacitor formed according to some embodiments of the invention.

FIG. 3C is a graph showing leakage current characteristics of capacitors formed according to a conventional method.

20

#### DETAILED DESCRIPTION OF EMBODIMENTS ACCORDING TO THE INVENTION

The invention now will be described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the invention are shown. This  
25 invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the size and relative sizes of layers and regions may be exaggerated for clarity. Like numbers  
30 refer to like elements throughout.

It will be understood that when an element such as a layer, region or substrate is referred to as being "on" another element, it can be directly on the other element or intervening elements may also be present. Furthermore, relative terms such as "lower" or "upper" may be used herein to describe a relationship of one layer or

region to another layer or region relative to a substrate or base layer as illustrated in the figures. It will be understood that these terms are intended to encompass different orientations of the device in addition to the orientation depicted in the figures.

Finally, the term "directly" means that there are no intervening elements. As used  
5 herein, the term "and/or" includes any and all combinations of one or more of the associated listed items.

It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these  
10 terms. These terms are only used to distinguish one element, component, region, layer or section from another region, layer or section. Thus, a first region, layer or section discussed below could be termed a second region, layer or section, and, similarly, a second region, layer or section could be termed a first region, layer or section without departing from the teachings of the present invention.

Relative terms, such as "lower" and "upper", may be used herein to describe  
15 one elements relationship to another elements as illustrated in the Figures. It will be understood that relative terms are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures. For example, if the device in the Figures is turned over, elements described as being on the "lower" of  
20 other elements would then be oriented on "upper" of the other elements. The exemplary term "lower", can therefore, encompasses both an orientation of lower and upper, depending of the particular orientation of the figure.

FIGS. 1A through 1I are cross-sectional views illustrating method  
embodiments of forming capacitors in an integrated circuit memory device according  
25 to the invention. Referring to FIG. 1A, a buried contact (BC) plug 14 is formed on an integrated circuit substrate 10 (such as a substrate) to penetrate a first interlayer dielectric (ILD) 12 and contact an active region of the substrate 10. A silicon nitride layer 20 and a second ILD 22 are formed on the first ILD 12 and the BC 14. A buffer  
BC plug 24 is formed to penetrate the silicon nitride layer 20 and the second ILD 22  
30 to contact the BC plug 14.

Referring to FIG. 1B, a high-density plasma (HDP) oxide layer 32, which will be used as an etch stop layer, and a silicon nitride layer 34 are formed on the buffer  
BC plug 24 and on the second ILD 22. A protection layer 36 is formed on the HDP  
oxide layer 32 and the silicon nitride layer 34 to protect the lower layers during a

subsequent wet etch process. In some embodiments according to the invention, the protection layer 36 is formed of, for example, a tantalum oxide layer. An insulating layer 38 is formed on the protection layer 36 to provide a mold layer.

Referring to FIG. 1C, the insulating layer 38, the protection layer 36, the silicon nitride layer 34, and the HDP oxide layer 32 are sequentially patterned until the top surface of the buffer BC plug 24 is exposed. Thus, an HDP oxide pattern 32a, a silicon nitride pattern 34a, a protection pattern 36a, and an insulating pattern 38a collectively provide what is referred to as a mold layer used for formation of a lower electrode.

Referring to FIG. 1D, a conductive material is deposited to cover the exposed surface of the buffer BC plug 24 and the mold layer, thereby forming a conductive layer 40 for a lower electrode. In some embodiments according to the invention, the conductive layer 40 is formed of a metal nitride or a noble metal, such as, for example, TiN, TaN, WN, Ru, Ir, or Pt or combinations thereof. Other materials and combinations of materials can be used. In some embodiments according to the invention, the conductive layer 40 can be formed using atomic layer deposition (ALD), chemical vapor deposition (CVD), or metal-organic CVD (MOCVD). The conductive layer 40 is covered with a sacrificial insulating layer 42, which is formed of, for example, flowable oxide (FOX). In some embodiments according to the invention, the conductive layer 40 is completely covered by the sacrificial insulating layer 42.

Referring to FIG. 1E, portions of the sacrificial insulating layer 42 and the conductive layer 40 are removed using a dry etch process or a planarization process, such as chemical mechanical polishing (CMP), until an upper surface of the insulating pattern 38a is exposed. The etch process can be used to separate the conductive layer 40 into separate lower electrodes 40a.

Referring to FIG. 1F, the insulating pattern 38a and the sacrificial insulating layer 42 are removed by a wet etch process using a commercially available LAL etchant, which is commercially available, for example, from Hashimoto Chemical Industry Co., Ltd, to form a one-cylinder-stack (OCS)-type lower electrode 40a.

Referring to FIG. 1G, an amorphous  $\text{HfO}_2$  layer 50 is formed on the lower electrode 40a. In some embodiments according to the invention, the  $\text{HfO}_2$  layer 50 is formed using ALD, CVD, physical vapor deposition (PVD), MOCVD, or other processes. When the  $\text{HfO}_2$  layer 50 is formed using CVD, for example, a deposition

process is performed using a Hf source, such as  $\text{HfCl}_4$ ,  $\text{Hf}(\text{OtBu})_4$ ,  $\text{Hf}(\text{NEtMe})_4$ ,  $\text{Hf}(\text{MMP})_4$ , and  $\text{Hf}(\text{NMe}_2)_4$ , and an  $\text{O}_2$  gas at a temperature in a range between about 400 degrees Centigrade and about 500 degrees Centigrade under a pressure in a range between about 1 Torr and about 5 Torr.

5           When the  $\text{HfO}_2$  layer 50 is formed using ALD, an organometallic precursor, such as  $\text{HfCl}_4$ ,  $\text{Hf}(\text{NO}_3)_4$ ,  $\text{Hf}(\text{OtBu})_4$ ,  $\text{Hf}(\text{OtBu})_2(\text{DMAE})_2$ ,  $\text{Hf}(\text{OtBu})_2(\text{MMP})_2$ ,  $\text{Hf}(\text{OiPr})_2(\text{THD})_2$ ,  $\text{Hf}(\text{OiPr})_3(\text{THD})$ ,  $\text{Hf}(\text{NEtMe})_4$ ,  $\text{Hf}(\text{MMP})_4$ ,  $\text{Hf}(\text{NMe}_2)_4$ ,  $\text{Hf}(\text{NEt}_2)_4$ , and  $\text{Hf}[\text{N}(\text{Me}_2)(\text{MEt})]_4$ , can be used as an Hf source. It will be understood that DMAE refers to dimethylaminoethoxide ( $\text{OCH}_2\text{CH}_2\text{NMe}_2$ ), MMP refers to  
10   methoxymethyl-2-propoxide ( $\text{OCMe}_2\text{CH}_2\text{OMe}$ ), and THD refers to tetramethylheptanedionate ( $\text{Me}_3\text{CCoCHCOCMe}_3$ ). In some embodiments according to the invention, the  $\text{O}_2$  source can be  $\text{H}_2\text{O}$ ,  $\text{O}_3$ , and/or  $\text{O}_2$ -plasma. Other sources can be used.

          The deposition process is performed at a temperature in a range between about  
15   250 degrees Centigrade and about 450 degrees Centigrade under a pressure in a range between about 1 Torr and about 5 Torr. The deposition process (and a purging process) are repeated until the  $\text{HfO}_2$  layer is formed to a desired thickness. Using ALD to form the  $\text{HfO}_2$  layer may enable low-temperature deposition having excellent step coverage with a controlled layer thickness.

20           Referring to FIG. 1H, the  $\text{HfO}_2$  layer 50 is crystallized using plasma (52) processing to form an  $\text{HfO}_2$  dielectric layer 50a. In some embodiments according to the invention, the plasma (52) processing is preferably carried out at a relatively low temperature in a range between about 250 degrees Centigrade and about 450 degrees Centigrade. In some embodiments according to the invention, the plasma (52)  
25   processing is preferably carried out at a temperature in a range between about 350 degrees Centigrade and about 450 degrees Centigrade.

          The plasma (52) processing for crystallizing the  $\text{HfO}_2$  layer 50 is performed in a plasma atmosphere that includes an N gas. Preferably, the atmosphere includes  $\text{NH}_3$ ,  $\text{N}_2\text{O}$ ,  $\text{N}_2$ , or combinations thereof. By crystallizing the  $\text{HfO}_2$  dielectric layer 50a  
30   using low-temperature plasma (52) processing, a dielectric layer may be formed by a low-temperature process, and the leakage current may be reduced.

          Referring to FIG. 1I, an upper electrode 60 is formed on the  $\text{HfO}_2$  dielectric layer 50a. In some embodiments according to the invention, the upper electrode 60 is formed of a metal nitride or a noble metal. For example, the upper electrode 60 is

formed of TiN, TaN, WN, Ru, Ir, Pt, or combinations thereof. Other materials and combinations thereof can be used.

In some embodiments according to the invention, the upper electrode 60 is formed using ALD, CVD, or MOCVD. Other processes can be used. Because the  
5 HfO<sub>2</sub> dielectric layer 50a is formed by the plasma (52) processing, even if the upper electrode 60 is formed using a source that contains Cl, the leakage current characteristics of the capacitor can remain adequate. Accordingly, when the upper electrode 60 is formed, a metal source containing a halogen, such as Cl, or an organometallic compound source may be used without seriously degrading the  
10 leakage current characteristics.

FIG. 2 is a graph showing X-Ray Diffractometer (X-Ray) data, indicating whether or not an HfO<sub>2</sub> plasma processed layer according to embodiments of the invention is crystallized. To obtain the data shown in FIG. 2, a lower electrode was formed of TiN, and a 60 Angstrom thick layer of HfO<sub>2</sub> was formed thereon and then  
15 processed in an NH<sub>3</sub> plasma atmosphere at a temperature of about 390 degrees Centigrade. Also, as a comparative example, an HfO<sub>2</sub> layer was formed on a TiN lower electrode and then thermally treated in vacuum environment at a temperature of 650 degrees Centigrade. FIG. 2 shows XRD analysis data obtained from both cases.

As shown in FIG. 2, when the HfO<sub>2</sub> layer was processed in a plasma  
20 atmosphere at a relatively low temperature of about 390 degrees Centigrade according to embodiments of the invention, the HfO<sub>2</sub> layer was crystallized to a degree similar to that achieved using a high-temperature thermal process.

FIGS. 3A and 3B are graphs showing leakage current characteristics of capacitors, in which an HfO<sub>2</sub> layer is formed on a TiN lower electrode and then  
25 processed in a plasma atmosphere at a low temperature according to embodiments of the invention. Specifically, in FIG. 3A, the HfO<sub>2</sub> layer was formed on the TiN lower electrode and then crystallized using NH<sub>3</sub>-plasma processing performed at a temperature of 390 degrees Centigrade. Then, a capacitor was formed with a TiN upper electrode thereon. In FIG. 3B, a capacitor was formed as in FIG. 3A except  
30 that a HfO<sub>2</sub> layer was crystallized by N<sub>2</sub>O plasma processing. In contrast, in FIG. 3C, a capacitor was formed as in FIG. 3A except that after an HfO<sub>2</sub> layer was formed, no processing was applied to the HfO<sub>2</sub> layer.

In FIGS. 3A, 3B, and 3C, "T," "C," and "B" each refer to a position on a test target wafer, where leakage current was measured. That is, "T" refers to the top of



the wafer, "C" refers to the center of the wafer, and "B" refers to the bottom of the wafer. Also, in FIGS. 3A and 3B, "Toxeq" refers to equivalent oxide thickness. As shown in FIGS. 3A, 3B, and 3C, when the HfO<sub>2</sub> layer was processed in a plasma atmosphere containing N gas, the leakage current was measured to decrease.

5           In some embodiments according to the invention, an HfO<sub>2</sub> layer is formed and crystallized by low-temperature plasma processing to form a dielectric layer of a MIM type capacitor. A low-temperature process may enable the upper electrode to be formed without seriously degrading a lower structure (such as a lower electrode formed of a material that may be otherwise susceptible to high-temperature  
10           processing). Also, by using low-temperature plasma processing, the leakage current of the capacitor using the HfO<sub>2</sub> dielectric layer may be reduced, thereby improving electrical characteristics. Further, if an upper electrode is formed using a Cl-containing source, the dielectric characteristics of the HfO<sub>2</sub> dielectric layer may remain adequate so that the leakage current characteristics may be acceptable,  
15           whereas the capacitance can be provided to the level needed to provide a functional memory cell..

          Many alterations and modifications may be made by those having ordinary skill in the art, given the benefit of present disclosure, without departing from the spirit and scope of the invention. Therefore, it must be understood that the illustrated  
20           embodiments have been set forth only for the purposes of example, and that it should not be taken as limiting the invention as defined by the following claims. The following claims are, therefore, to be read to include not only the combination of elements which are literally set forth but all equivalent elements for performing substantially the same function in substantially the same way to obtain substantially  
25           the same result. The claims are thus to be understood to include what is specifically illustrated and described above, what is conceptually equivalent, and also what incorporates the essential idea of the invention.